IN THE SPECIFICATION

Please amend the paragraph at page 2, lines 18-27 to read as follows:

--On the other hand, in recent years, as a result of the development of technology related to LSI (large-scale integrated circuit), as a practical means for converting reproduced signal into binary signal for the sake of achieving higher recording density, such a decoder using a method of maximum likelihood typically represented by a "Viterbi" decoder for example, has become easily available. When reproducing such data aligned in arrays and recorded by way of providing correlation between them, the decoder using the method of maximum likelihood converts them into binary signal by way of detecting the most likely array.--

Please amend the paragraph at page 2, line 28 to page 3, line 6 to read as follows:

--Nevertheless, even when converting the reproduced signal into binary signal by applying such a "maximum likelihood" decoder cited above, in many cases, conventional practice still utilizes jitter component to determine the value from evaluation of actual quality of the reproduced signal. When utilizing this method, correlation between the actually evaluated value and the actual error rate is reduced. As a result, even after adjusting the reproducing condition based on the jitter component, such a problem is often generated, for the reproducing condition deviates from such a condition allowing minimization of the error rate.--

Please amend the paragraph at page 3, lines 9-15 to read as follows:

--The present invention aims at providing an apparatus and a method of evaluation of reproducing signal, a reproduction apparatus and a reproduction method,

PATENT 450100-03671

and a recording apparatus and a method of recording reproduced signal, which are respectively capable of properly evaluating actual quality of reproduced signal at a faster rate when utilizing such a "maximum likelihood" decoder for converting signal reproduced from a recording medium into binary signal.--

Please amend the paragraph at page 21, lines 24-31 to read as follows:

--FIG. 1 designates a trellis chart corresponding to a combination of the above-referred RLL (1,7) and PR (1,2,1). In FIG. 1, transition of state is expressed from a time "k" to a time "k+1". States S00, S01, S10, and S11, respectively correspond to such a state in which any of the states are determined by a combination of data corresponding to past two bits from the present moment. The value " a_k " designates binary data, whereas the value " y_k " designates an ideally-reproduced signal.--

Please amend the paragraph at page 22, lines 9-14 to read as follows:

--Frequently, an actual "Viterbi" decoder applies as a metric, Euclidean distance "x(-1)" between an ideally-reproduced signal "y_k" and an actual reproduced signal "z_k". In other words, in order to define such a branch metric BM (y) against the level "y" of the ideally-reproduced signal, it is suggested that such an equation shown below be computed.--

Please amend the paragraph at page 22, lines 16-29 to read as follows:

--On the other hand, a path-metric memory 130 stores such a path on a trellis selected via a method to be described later on, in other words, the path-metric memory 130 stores cumulative values of such branch metric corresponding to the pattern of a data array. In other words, the path-metric memory 130 stores four values in correspondence

X3

At